This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

CLIPPEDIMAGE= JP363157443A

- PAT-NO: JP363157443A

DOCUMENT-IDENTIFIER: JP 63157443 A

TITLE: MANUFACTURE OF SEMICONDUCTOR DEVICE

PUBN-DATE: June 30, 1988

INVENTOR-INFORMATION:

NAME

MORITA, KIYOYUKI

ASSIGNEE-INFORMATION:

NAME

MATSUSHITA ELECTRIC IND CO LTD

N/A

APPL-NO: JP61305736

APPL-DATE: December 22, 1986

INT-CL (IPC): H01L021/90; H01L021/312

ABSTRACT:

PURPOSE: To constitute a two-layer structure of a silicon oxide film layer and an organic silicon thin film layer, and obtain a semiconductor element with highly insulative property by a simple process, by a method wherein a substrate is exposed in oxygen plasma, and the organic functional group of an organic silicon thin film is removed, after a liquid containing organic silicon is spread on a semiconductor substrate having unevenness on the surface and a heat treatment is performed.

COUNTRY

CONSTITUTION: After a field oxide film 2 is formed on a semiconductor substrate 1, a gate oxide film 3 and a polysilicon gate 4 are formed in order, and a diffusion layer 5 is formed in a source drain region by an ion implantation method. After a first interlayer insulating film 6 is formed, contact holes 7 are formed by anisotropic etching. On the holes 7, an aluminum wiring with specified thickness is formed, and thereon, a second interlayer insulating film 9 with specified thickness is formed. A liquid containing organic silicon is spread, which is made an organic silicon thin film 10 by thermal treatment. Then the substrate 1 is exposed to oxygen plasma, and a two-layer structure of the thin film 10 and a silicon oxide film 11 is obtained.

COPYRIGHT: (C)1988, JPO& Japio

19 日本国特許庁(JP)

10 特許出願公開

⑫公開特許公報(A)

昭63 - 157443

@Int_Cl_4

識別記号

庁内整理番号

匈公開 昭和63年(1988)6月30日

H 01 L 21/90 21/312 S-6708-5F 6708-5F

審查請求 未請求 発明の数 1 (全4頁)

49発明の名称

半導体装置の製造方法

②特 願 昭61-305736

頤 昭61(1986)12月22日 砂出

②発 明者 森 B 清 之

大阪府門真市大字門真1006番地 松下電器產業株式会社内

頣 人 松下電器產業株式会社 砂出

大阪府門真市大字門真1006番地

20代 理 弁理士 中尾 敏男 外1名

紐

1、発明の名称

半導体装置の製造方法

2、特許請求の範囲

半導体基板上に有機シリコン薄膜を形成する工 程と、有機シリコン薄膜の有機官能基を表面から 所定の深さまではずけ工程により、半導体基板上 にシリコン酸化膜層と有根シリコン薄膜層の2層 構造を形成することを特徴とする半導体装置の製 造方法。

3、発明の詳細な説明

産業上の利用分野

本発明は、信頼性の高い多層配線構造を持つ半 導体装置を製造する方法に関する。

従来の技術

半導体装置にないて、信頼性の高い多層配線構 遺を得るためには、金属配線層間の層間膜を平坦 化する必要がある。従来この平坦化には、エッチ パック法やリフトオフ法が用いられてきた。これ らの方法は層間膜が金属配線間のすきまを完全に 埋めることが前提となっている。ところが近年、 半導体装置の高集積化に伴い、金銭配線間のすき まが狭くなり、そのすきまに絶縁膜を埋め込むと とが困難になった。よって上記の方法では平坦化 が難しい。近年、金属配線間の細いすきまにも絶 禄農を埋め込むことできるパイアススパッタ法が 開発されたが、パイアススパッタ法には、基板上 化形成された累子にダメージを与えるという欠点 がある。そとで現在注目を浴びているのがスピン オングラス法と呼ばれる方法である。これは、無 機または有機シリコン含有液を基板上に塗布し熱 処理を加えて無機または有機ジリコン薄膜を形成 するものであり、液体の染布で絶微膜を形成する ために金属配線間の細いすきまも埋めて平坦化す ることが可能となる。しかし、スピンオングラス 法で形成したシリコン酸化膜にはクラックや剝離 が生じやすいという欠点があり、スピンオングラ ス法で形成した有根シリコン海膜には、クラック や剝離は生じにくいが絶象特性が十分でないとい う欠点があった。

発明が解決しようとする問題点

信頼性の高い多層配線構造を有する半導体装置を得るためには、配線金属層間の層間膜を平子の過り、配線金属層間の通り、ところが前述の通り、は限案界界の過去では限力を現在、従来の平坦化が進んでも大きなのである。そでで本案子の微細化が進んでもが進んでもが進んでもが進んでもが進んでもがある。ところに至ったものである。

問題を解決するための手段

表面に凹凸を有する半導体基板上に有機シリコン含有液を塗布し、熱処理を加えた後基板を酸素ブラズマ中にさらして有機シリコン醇膜表面の有機官能基をはずしシリコン酸化膜層と有機シリコン醇膜層の2層構造に変える。

作用

によりコンタクトホールでを形成する。この上に 1メ厚の第1アルミ配線8を形成し、第2層間絶 録膜9を約5000人形成する。第2層間絶縁膜 9としては、ブラズマCYD法で形成したシリコ ン酸化膜などが適している。次に有機シリコン含 有液を約3000人造布する。有機シリコン含有 液としては (C, H,), Si(OH), -n の構造を持つ化 合物を含む쯈液を用いる。有破シリコン含有液は 紬い寿部にも入り込むので、盆布前にあった菇板 上の凹凸はほとんどなくすことができる。次に半 導体基板1に熱処理(室温から数段階に分けて温 度を上げ、最終 450℃で30分)を施し有機シリ コン薄顋10を形成する(第2図)。との後半導 体蓋板 1 を酸素プラズマ中に 1 0分間さらすと、 有機シリコン薄膜10の有機官能基が所定の架さ まではずれ、シリコン酸化原に変化する。よって、 最初に形成した有機シリコン薄膜 1 0 の腹厚が輝 いところはほとんどシリコン酸化膜<u>11</u>に変化し、 順厚が厚いところだけがシリコン酸化膜 <u>1.1</u> と有 俄シリコン薄膜10の2居構造になる(第3図)。

有機シリコン

の限を形成後、酸素プラズマにさらしてシリコン酸化

は層と有機シリコン

は原産にすると、下部に有機シリコン

は原産が

なったがにクラックや

利難等が生じにくなる。また、上部金属配線と接しているのはシリコン

ない酸化

して信頼性の高い多層配線構造を持つ半導体接近
が得られる。

奥施例

以下、図面に基づいて本発明について更に詳し く説明する。

第1図から第4図は、本発明にかかる半導体装置の製造方法の一実施例の工程を示す部分拡大新面図である。

第1図において半導体基板1上に選択酸化法を用いてフィールド酸化膜2を形成した後、ゲート酸化膜3、ポリシリコンゲート4を顧に形成し、イオン打ち込み法によりソース・ドレイン領域に拡散層5を設ける。次に、ポロンリンガラスなどの第1層間絶縁膜8を形成し、異方性エッチング

本発明化よる製造方法化用いる有限シリコン含 有液は $RnS1(OH)_{4-n}$ (R:Tルキル番)の構造 または $S1(OR)_4$ (R:Tルキル番)の構造を持っ た化合物を含むことが選ましく、中でも本実施例 で用いた $(C_4B_5)_nS1(OH)_{4-n}$ を含む溶液が極め て妖れた特性を示す。

3) CH3

発明の効果

本発明による製造方法を用いると、簡単を工程 により配線金銭層間の層間線を平坦化することが

bake to form

10 min Oz plasna cyposnie

 S_iO

特開昭63-157443(3)

できる。しかもシリコン酸化膜と有機シリコン群 膜を組み合わせているため、絶縁性が高くクラッ クや剝離を生じにくく、信頼性の高い半導体装置 を得ることができる。

本発明による製造方法は、液体の塗布で平坦化を行っているため、今後さらに素子の微細化が進んでも対応できる。このような製造方法は他にはなく、極めて産薬上価値の高いものである。

4、図面の簡単な説明


第1図から第4図は本発明により半導体装置を 製造する場合の一実施例の工程を示し、第1図は 本発明にかかる製造方法に用いる半導体基板の部 分拡大断面図、第2図は有機シリコン薄膜形成の の半導体基板の部分拡大断面図、第3図は半導体 基板を配案プラズマにさらした後の半導体基板の 部分拡大断面図、第4図は本発明にかかる製造方 法を用いた後第2アルミ配線を形成した後の半導 体基板の部分拡大断面図である。


1 ……半導体基板、2 ……フィールド酸化膜、 3 ……ゲート酸化膜、4 ……ポリシリコンゲート、 5 ……拡散層、 ……第1層間絶縁膜、7……コンタクトホール、8……第1アルミ配線、9……第2層間絶縁膜、10……有機シリコン腐膜、11……シリコン酸化膜、12……スルーホール、13……第2アルミ配線。

代理人の氏名 弁理士 中 尾 敏 男 ほか1名

第 1 図









第 4 図

96 3 ⊠





(19) Japan Patent Office (JP)

(12) PATENT ISSUANCE REPORT (A)

(11) Patent Application Release No. Patent Release Sho. 63-157443

(43) Release date: June 30, 1988

(51) Int.Cl.4 H01L 21/90

Identification Symbol

Office Control No. S-6708-5F

6708-5F

Examination requested: Not yet Items in Application: 1 (Total 4 pages)

(54) Name of Invention:

Method of Fabricating Semiconductor Device

(21) Application No.:

Patent Application Sho.61-305736

(22) Application date:

December 22, 1986

(72) Inventor:

Kiyoyuki Morita

c/o Mitsubishi Electric Corp. 1006 Oaza-Kadoma, Kadoma-shi

[Osaka, Japan]

(71) Applicant:

Mitsubishi Electric Corporation 1006 Oaza-Kadoma, Kadoma-shi

[Osaka, Japan]

(74) Agent:

Toshio Nakao, Patent attorney, and 1 other

Specifications

1. Name of Invention: Method of Fabricating Semiconductor Device

2. Scope of Patent Application: A method of fabricating semiconductor devices which is characterized by using a process that forms thin organic silicon films on semiconductor substrates and a process that removes the thin organic silicon film's organic functional group from the surface to a prescribed depth so as to form a dual-layered structure of silicon oxide film and thin organic silicon film on the semiconductor substrate.

Detailed Explanation of Invention

Field for Commercial Utilization: This invention relates to a method for fabricating highly reliable semiconductor devices having a multilayer wiring structure.

Existing Technology: In order to get highly reliable multilayer wiring structures in semiconductor devices it is necessary to flatten the films between the metallic wiring layers. For the usual flattening, etch-back methods and lift-off methods are used. These methods are premised on interlayer films completely embedding the spaces between the metallic wiring. However, in recent years, with the high integration of semiconductor devices, these spaces between metallic wiring have become small, making it difficult to embed dielectric films. So, it has become difficult to do the flattening by the above methods.

Of late, a bias-sputter method has been found that can embed dielectric film even in narrow spaces between the metallic wiring; but bias sputtering has the shortcoming of damaging elements formed on the substrate. So, what has been drawing attention is a method called spin-on glass. In this, a solution containing organic or inorganic silicon is applied to the substrate and heat is applied to form a thin organic or inorganic film to make it possible to embed and flatten even narrow spaces between the metallic wiring by forming dielectric film with liquid applications. Yet, the spin-on glass method has a defect: cracks or peeling easily occurring in the silicon oxide film that the spin-on glass method creates, meaning that insulating properties of thin organic silicon films formed this way are inadequate.

Problems the Invention Seeks to Resolve: To get semiconductor devices with a highly reliable multilayered wiring structure, the film between metallic wiring layers must be flattened. But, as discussed above, now with the advance in element miniaturization, present methods of flattening have reached their limit. So, we inventors have considered the shortcomings in the existing methods and looked into a spinon glass method that could cope, even as miniaturiz-ation of elements proceeds. Thus, we came to complete this invention as a result of studies and research on methods that would do flattening by using the spin-on glass method but combine the strengths of both silicon oxide film and thin organic silicon film with a method_that_would_not generate cracks or flaking off even when the insulativity is made high.

Means to Resolve Problems: Change to a dual-layer structure--a silicon oxide film layer and a thin organic

silicon film layer--by applying a solution containing organic silicon to a semiconductor substrate having an irregular surface, doing heat processing and then exposing the substrate to an oxygen plasma to remove the thin organic silicon film surface's organic functional group.

Effects: When, after making the thin organic silicon film, one exposes it to an oxygen plasma to create a dual-layered structure of silicon oxide film and thin organic silicon film, the presence of thin organic silicon film below makes it difficult for cracking or peeling to occur. Also, since it is silicon oxide film that is in contact with the overlying metallic wiring, the insulating properties are sufficient. Semiconductor devices are thus yielded that have a multi-layered wiring structure of high reliability.

Application Example: Below, we will explain this invention in detail, based on the figures.

Figures 1 to 4 are enlarged partial cross sections showing the processes of one application example of a semiconductor device from this invention.

In Figure 1, after forming field oxide film 2 by using the selective oxidation method on semiconductor substrate 1, one successively forms gate oxide film 2 and polysilicon gate 4 and uses ion-injection to install dispersion layer 5 in the source/drain area. Next, one forms 1st interlayer dielectric film 6 of phosphor-boron glass or the like, and makes contact hole 7 by anisotropic etching. On top of this is formed $1-\mu$ thick aluminum wiring 8 and then 2^{nd} interlayer dielectric film 9 of about 5000Å. For 2nd interlayer dielectric film 9 a silicon oxide film or the like made by plasma CVD is suitable. Then one applies about 3000Å of a solution containing organic silicon. one uses a solution with a chemical having a structure of $(C_6H_5)_nSi(OH)_{\div n}$. As the liquid containing organic silicon is inserted into narrow grooves, irregularities present before the application can be mostly eliminated.

Next one does heat processing of semiconductor substrate 1 (raising the temperature in several stages from room temperature, ending at 450°C after 30 minutes) to form thin organic silicon film 10 (Fig. 2). After that, one exposes semiconductor substrate 1 to an oxygen plasma for 10 minutes to remove thin organic silicon film 10's organic functional group to a prescribed depth, converting it to a silicon oxide film. That makes most of the thin parts of the thin organic silicon film formed initially into silicon oxide

film so that only the thick film areas remain as thin organic silicon film 10 in a dual-layer structure with silicon oxide film 11 (Figure 3). Through hole 12 is opened between the wiring layers on the substrate and 2nd aluminum wiring 13 is formed (Fig. 4). Because the organic silicon liquid was applied onto the substrate to flatten it, 2nd aluminum wiring 13 will not easily get broken wires or shorts. Moreover, since it is silicon oxide film 11 that is in direct contact with 2nd aluminum wiring 13, the insulating traits are sufficient. Again, the thick places between 1st aluminum wiring 8 and 2nd aluminum wiring 13 have the dual-layer structure of silicon oxide film and thin organic silicon film and since the thin organic silicon film is the lower layer, cracks will not easily intrude.

It is desirable that the solution containing organic silicon used in this invention's fabricating method include compounds having the structure of RnSi(OH) $_{4-n}$ (R: alkyl base) or Si(OR) $_4$ (R: alkyl base). Of these the $(C_6H_5)_nSi(OH)_{4-n}$ solution used in this application example showed very superior properties.

Invention's Effectiveness: If one uses the fabricating method of this invention, one can flatten interlayer films between metallic wiring layers by simple processes. Also, since silicon oxide film and thin organic silicon film are combined, one can get semiconductor devices which have good insulativity, which scarcely gets cracks or peeling and whose reliability is high.

Because flattening is done by a liquid application, the fabricating method of this invention can cope even with further advances hereafter in element miniaturization. Such a fabrication method has a very high commercial value not seen elsewhere.

4. Simple Explanation of Figures

Figures 1 through 4 show the processes of one application example when fabricating a semiconductor device with this invention. Figure 1 is an enlarged partial cross section of a semiconductor device using the fabricating method from this invention. Figure 2 is an enlarged partial cross section of a semiconductor substrate after the thin organic silicon film is formed. Figure 3 is an enlarged partial cross section of a semiconductor substrate after exposure to

oxygen plasma. Figure 4 is an enlarged partial cross section after 2^{nd} aluminum wiring is formed using the fabrication method of this invention.

- 1 ... Semiconductor substrate
- 2 ... Field oxide film
- 3 ... Gate oxide film
- 4 ... Polysilicon gate
- 5 ... Dispersion layer
- 6 ... 1st interlayer dielectric film
- 7 ... Contact hole
- 8 ... 1st aluminum wiring
- 9 ... 2nd interlayer dielectric film
- 10 ... Thin organic silicon film
- 11 ... Silicon oxide film
- 12 ... Through hole
- 13 ... 2nd aluminum wiring

Agent's name: Toshio Nakao, Patent attorney (and one other)